Black phosphorus is considered a very promising semiconductor for two-dimensional field-effect transistors. Initially, the main disadvantage of this material was thought to be its poor air stability. However, recent studies have shown that this problem can be solved by suitable encapsulation. As such, long-term studies of the outstanding properties of black phosphorus devices have become possible. In particular, here we examine highly-stable black phosphorus field-effect transistors and demonstrate that they can exhibit reproducible characteristics for at least 17 months. Furthermore, we notice some improvement in the performance of black phosphorus devices after this long time, i.e., positive aging. Although our black phosphorus devices are stable at room temperature, we show that their performance is affected by thermally activated charge trapping by oxide traps into the adjacent SiO 2 substrate layer. Aiming to analyze the dynamics of these defects in detail, we perform an accurate mapping of oxide traps with different time constants using the 'extended incremental hysteresis sweep method'. Our results show that at room temperature the extracted oxide trap densities are (i) few orders of magnitude lower than for MoS 2 /SiO 2 transistors and (ii) close to those reported for more mature Si/SiO 2 devices (~10 17 cm
INTRODUCTION

Black phosphorus (BP) is a crystalline two-dimensional (2D)
semiconductor which is now considered for applications in nextgeneration optoelectronic devices. [1] [2] [3] With its direct optical bandgap ranging from 0.3 eV in bulk to over 1 eV in the singlelayer limit, 1, 4 BP is able to outperform graphene 5 in digital device applications. At the same time, the comparatively high hole mobility up to 1000 cm 2 /Vs makes BP a promising candidate as a channel material in p-FETs, 3 which would nicely complement MoS 2 n-FETs [6] [7] [8] [9] in integrated or flexible CMOS circuits. Furthermore, the electron mobility in BP is also larger than in MoS 2 , which makes it interesting for n-FETs as well. 10 In addition, the recently demonstrated epitaxial synthesis of monolayer phosphorene represents a breakthrough for very large scale integration. 11 Several successful attempts at fabricating black phosphorus field-effect transistors (BPFETs) have been reported recently. 1, [12] [13] [14] However, so far the poor air stability of these devices only allowed analysis of their basic characteristics such as on/off current ratios and mobilities. At the same time, the analysis of the long-term stability and reliability of BPFETs, which has to be understood for any material system that is to acquire some technological significance, has only become possible now due to the recent introduction of conformal capping schemes (Fig. 1a) . 13, 15 The stability and reliability of all 2D transistors investigated so far is reduced by charge trapping in oxide traps [16] [17] [18] with very broad distributions of time constants. 19 This presents one of the main road blocks towards commercialization of 2D technologies. In its most obvious form, charge trapping results in a hysteresis, which is typically observed on the gate transfer characteristics. 9, [20] [21] [22] The magnitude of this hysteresis depends on the density of active oxide traps D ot , which can contribute to charge trapping, thus leading to variations of the device threshold voltage. As such, in order to minimize the hysteresis and improve the device stability and reliability, D ot must be minimized. Furthermore, the oxide traps in every insulator are located within certain defect bands 23 with the maximum oxide trap density in the middle. 24 In particular, the number of oxide traps which are accessible for charge trapping depends on the energetic alignment of these defect bands relative to the conduction and valence band of the channel. Therefore, the determination of both density and energetic alignment of these defect bands is of utmost importance, especially for such unexplored system as BP/SiO 2 . Here we extend our incremental hysteresis sweep method which has been previously developed for MoS 2 FETs 25 to the case of BPFETs and determine the energy distributions of oxide traps in these devices. While demonstrating that our BPFETs remain highly stable for at least 17 months, we show that at room temperature the oxide trap density can be as low as 10 17 cm −3 eV −1 , which is already close to values obtained for commercial Si devices.
RESULTS AND DISCUSSION
We examine few-layer BPFETs with 80-nm thick SiO 2 as a gate insulator and L = 500 nm (Fig. 1b) . BP flakes were mechanically exfoliated directly onto the Si/SiO 2 substrate and selected according to optical contrast to have a thickness of less than 15 nm (see Fig. S1 in the Supporting Information (SI)). In order to prevent severe degradation of the BP film in ambient air, thick Al 2 O 3 layer. The total time since fabrication of our BPFETs till the end of this study is around 17 months, during which we have either performed intensive measurements (mostly stressing of the device in vacuum) or stored the devices in ambient conditions. In Fig. 1c , we show the gate transfer (I d − V g ) characteristics measured at different stages of our long-term study. Remarkably, some drifts are observed only after several months of intensive measurements, while long storage in ambient conditions does not have any significant impact on the device performance. Furthermore, the consecutively measured I d − V g characteristics in a vacuum and in ambient conditions are similar, which further confirms the high stability of our devices. Also, it is worth noting that the most recent I d − V g characteristics exhibit the smallest hysteresis and the highest on/off current ratio, possibly due to the annealing of process-induced defects or adsorbed species like water (for more details see Fig. S2 in the SI). Furthermore, the subthreshold slope becomes steeper after several months, meaning that our BPFETs improve over time, despite the heavy stresses they were exposed to. This improvement over time is known as positive aging and can originate from some microscopic changes in the BP channel, which would require a dedicated separate longterm study.
Although our BPFETs are very stable and exhibit only a negligible hysteresis at room temperature, unlike graphene 27 and MoS 2 22, 28 devices; in Fig. 1d we show that at higher temperatures the hysteresis becomes considerably stronger. As shown in Fig. 1e , the hysteresis widths extracted at a constant current in the electron (ΔV Hn ) and hole (ΔV Hp ) conduction regions follow an Arrhenius law with activation energy 260 meV. This suggests that the hysteresis in our BPFETs is due to thermally activated charge trapping in the oxide. As such, further improvement of the stability and performance of BPFETs requires a detailed study of oxide traps.
Although the ambient does not have any considerable impact on the characteristics of our BPFETs, our measurements were initially performed in a vacuum (5 × 10 −6 -10 −5 torr), since the temperature has been varied up to 165°C and we did not expect these devices to be so stable. Aiming to map the oxide traps with widely distributed time constants and different energy levels, we extend our experimental technique previously suggested for MoS 2 FETs 25 to the case of ambipolar BPFETs. Namely, in unipolar MoS 2 devices we measured the hysteresis with a fixed V gmin and stepped V gmax , while using forward (V + ) and reversed (V − ) sweep directions and different sweep rates. In order to capture the impact of oxide traps on the device performance in both the electron and hole conduction regions, here we perform the measurements using both a fixed V gmin and stepped V gmax , as well as a fixed V gmax and stepped V gmin (for the details see Fig. S3 in the SI and also the Methods section). Then, similarly to ref. 29 , we introduce the measurement frequency f = 1/(Nt step ), with N being the number of voltage steps and t step the sampling time. This allows us to express the measurement results in terms of ΔV Hn (f) and ΔV Hp (f) for varied V gmax and V gmin , respectively. These dependences contain information about the spatial and energy In Fig. 2 we monitor the transformation of the I d − V g characteristics measured at T = 165°C using different sweep rates and sweep ranges with respect to the fast hysteresis-free reference curves obtained using S = 1000 V/s. If the sweep range −20 to 1 V is used (Fig. 2a) , the charge neutrality point V þ NP becomes more negative as S is decreased. As shown by the schematic band diagrams, this means that some of those defects which had been above the Fermi level E F while passing through the hole conduction region have captured a hole. This issue presents nothing else than the well-known negative biastemperature instability (NBTI). 30 At the same time, V À NP is more positive, which is due to the emission of holes by those defects which are below E F around V gmax , thus triggering a shift due to positive BTI (PBTI). 30 As a result, a combination of the NBTI and PBTI contributions leads to a hysteresis in the I d − V g characteristics. Remarkably, ΔV Hn is very sensitive to variations of V gmax and becomes larger even if it is increased by only 1 V. Therefore, for the sweep range −20 to 20 V (Fig. 2b) , the emission of a large number of holes while approaching V gmax leads to a large hysteresis. Finally, for the sweep range −1 to 20 V (Fig. 2c ) the hysteresis is again small, since the number of those defects which can capture a hole around V gmin is negligible. Nevertheless, ΔV Hp is sensitive to V gmin and becomes larger even for a small shift of only −1 V. Note that the sensitivity of ΔV Hn to V gmax and ΔV Hp to V gmin contains the unique fingerprint of the density of charged oxide traps.
Taking into account the results of Fig. 2 , we can separate the NBTI and PBTI contributions by splitting the total hysteresis width into the threshold voltage shifts ΔV 
Taking into account the tunnel charge exchange between oxide traps and the channel, we performed WKB calculations and found that only traps situated within d ≈ 3 nm from the BP/SiO 2 interface can contribute to the charge trapping processes within our experimental window (1 ks). Therefore, we can calculate the average oxide trap density within the electron conduction region from the obtained set of ΔV À Tn (f) curves as magnitude of the NBTI contribution, the information about the defect distribution is contained in the ΔV þ Tpjn (f) dependences. Therefore, for the hole conduction region
Processing of the experimental results given in Fig. 3 using the Eqs. (1)-(4) allow us to obtain the D ot (V g ) distributions within the whole device operation range from −20 to 20 V. However, since we are here interested in the energy distributions of D ot , we next convert V g into the electronic energy E. In order to do this, we consider the band diagrams and the alignment of the defect bands in SiO 2 obtained using technology computer-aided design (TCAD) simulations. 30, 31 From conventional Si technologies 24, 32 and our previous work on BP devices 30 it is known that SiO 2 contains two distinct defect bands, whereby the upper defect band is most likely of acceptor-type (i.e., in equilibrium the defects are negatively charged below and neutral above the Fermi level) and the lower defect band is of donor-type (i.e., the defects are neutral below and positively charged above the Fermi level). The performance of BPFETs is mainly affected by the defects of the upper defect band located at E u T ¼ 2:75 ± 0:4 eV below the SiO 2 conduction band edge. 30 Thus, by considering the band-bending around the trap level E u T within 3 nm from the interface, we evaluate the E u T (V g ) dependence, while expressing E u T in the units of the electronic energy E referred from the middle of the Si bandgap, which is just 0.26 eV below the middle of the BP bandgap (a detailed discussion can be found in the SI, see Fig. S5 ). This brings us to the energy distributions of oxide traps D ot (E). Note that our TCAD setup is similar to the one used in our previous work, 30 except that we had previously assumed the upper band to be of donor-type. However, this assumption does not affect the magnitude of the simulated hysteresis and only shifts the flat-band voltage by a constant amount. Therefore, taking into account that in ref. 30 we obtained reasonable TCAD fits of the measured BTI characteristics by disregarding the Al 2 O 3 encapsulation and all possible non-SiO 2 defects, we assume that the possible trapping states at the Al 2 O 3 /BP interface as well as residual impurities and BP defects do not have any considerable impact on our results and are thus negligible.
The D ot (E) distributions obtained for T = 95, 130 and 165°C and the measurement frequency between 5 × 10 −4 and 1 Hz are shown in Fig. 4a-c . We can clearly discern the regions with dominating hole capture and emission, which correspond to the measurements with varied V gmin and V gmax , respectively. Both processes become more effecient for smaller f, which means that traps with larger time constants are dominant. However, in most cases emission is more sensitive to f than capture, which indicates 
that the emission times are more widely distributed than the capture times. At the same time, at higher temperature the impact of f becomes more pronounced. As such, the time constants of all defects become smaller, which is fully consistent with thermally activated charge trapping. Interestingly, the various features observed in the shape of the D ot (E) curves are well reproduced at different temperatures (Fig. 4d) and also for different devices (see Fig. S6 in the SI). This confirms that the non-homogeneous density of charged oxide traps can be captured reasonably well using our extended incremental hysteresis sweep method. Finally, in Fig. 4e we compare the typical D ot extracted for our BPFETs with literature values for different technologies. [33] [34] [35] [36] [37] [38] [39] [40] At room temperature the density of active oxide traps in our devices is~10 17 cm
, which is close to Si/SiO 2 FETs with D ot~5 × 10 16 cm −3 eV −1 . At the same time, this is considerably lower than for MoS 2 /SiO 2 and Si/high-k devices, in which D ot can exceed 10 20 cm −3 eV −1 . Although at T = 165°C D ot increases, the obtained values (~10 19 cm −3 eV −1 ) remain reasonable. The possible reasons for the comparably small D ot values in our BPFETs are the following: First, optimization of the device processing conditions allowed us to reduce the number of those process-induced defects which can contribute to charge trapping. At the same time, the use of an effective encapsulation scheme suppresses ambient defects (e.g., adsorbed water molecules), which have been suggested to contribute to the hysteresis in bare MoS 2 /SiO 2 devices. 29 Therefore, the charge trapping dynamics in our BPFETs are dominated by traps in SiO 2 , which can be very well described using our TCAD models. 29 Second, the alignment of the defect bands in SiO 2 with respect to the conduction and valence bands of BP is comparably favorable (see Fig. S5 in the SI). While the impact of the lower defect band is completely negligible, the middle of the upper defect band is above the conduction band of BP. Therefore, only a minor fraction of oxide traps can contribute to charge trapping within the operation V g range of our device. These active defects are relatively close to the lower edge of the upper defect band, where D ot is lower than in the middle of the defect band. As for the possible perspectives of BPFETs, the use of hBN 41, 42 as a gate dielectric instead of SiO 2 might allow to further minimize D ot , thereby leading to an even better device performance. However, the potential benefit of using hBN as an insulator will depend on the exact location of the defect bands in hBN, which are currently unknown. Unfortunately, although BP/hBN heterostructures have already been successfully fabricated, 43 no BP/hBN devices were available for our studies.
In conclusion, we have demonstrated that BPFETs with conformal Al 2 O 3 encapsulation can exhibit a stable performance for at least 17 months. This allowed us to perform an accurate energetic mapping of oxide traps with widely distributed time constants. While we have shown that the thermal activation of charge trapping can severely degrade the performance of our BPFETs at elevated temperatures, the obtained values of the oxide trap density are unexpectedly low. They can be several orders of 
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Highly-stable BPFETs with low density of oxide traps Yu Yu Illarionov et al. magnitude lower than for MoS 2 /SiO 2 devices and comparable to Si technologies, even though BP is one of the most recently introduced 2D materials. As such, we conclude that a considerable advancement in the technology of next-generation 2D FETs has been obtained, all the more significant owing to the recent breakthrough in epitaxial synthesis of monolayer phosphorene.
METHODS
The devices were fabricated on Si/SiO 2 substrates with 80 nm thick oxide layer. Few-layer phosphorene flakes were mechanically exfoliated on top of a SiO 2 layer from bulk BP (HQ Graphene). Immediately after exfoliation, PMMA A4 was spin-coated and baked at 180°C. This allowed us to obtain a resist layer for e-beam lithography and also to minimize air-contact and degradation. In order to achieve a better device performance, we selected the thinnest phosphorene flakes with a thickness below 15 nm. This was done using an optical microscope according to color contrast. The source/ drain electrode area was created by e-beam lithography using a Carl Zeiss FENEON 40 SEM system. This step was followed by metal evaporation of a 4 nm Ti adhesion promoter layer and 40 nm Au. Right after lift-off in acetone for 2 h, the 25 nm-thick Al 2 O 3 encapsulation layer was grown by atomic layer deposition at 150°C. We note that before the deposition of the encapsulation layer, bare BP flakes were exposed to the ambient air no longer than 1 h in total.
All our measurements have been performed in a chamber of a Lakeshore vacuum probestation at a pressure of 5 × 10 −6 -10 −5 torr and temperatures from 27 to 165°C. The I d − V g characteristics of our BPFETs have been measured in both sweep directions using a Keithley-2636A. An elementary loop of our experimental technique consists of measurements using a fixed sweep range V gmin to V gmax and the step voltages V step from the range [1 V…0.01 V] and sampling time t step varied between 0.2 and 500 ms, i.e., the sweep rate S = V step /t step between 0.02 and 5000 V/s. We repeated these loops using either, (1) a fixed V gmin = −20V and V gmax varied between 0 to 20 V in 1 V steps or (2) V gmax = 20V and V gmin from 0 to −20 V in −1 V steps. In the first case we start with a V + sweep followed by a V − sweep, while in the second case we first perform a V − sweep and then proceed with the V + sweep. As a result we obtain two sets of ΔV Hn (f) and two sets of ΔV Hp (f) characteristics which contain the information about the distribution of charged oxide traps with different time constants. The measurement frequency is given as f = 1/(Nt step ) with N = 2((V gmax − V gmin )/ V step + 1) being the number of voltage step points. In order to capture the impact of the varied edge of the sweep range on the charge trapping dynamics without considerable time delay, in the case of varied V gmax we analyze the ΔV Hn (f) dependences. Conversely, for varied V gmin we consider the ΔV Hp (f) curves, except the case of very narrow sweep ranges, when the hole conduction region can not be accessed. For a more accurate and intuitive evaluation of the hole capture and emission contributions, we split the total ΔV Hn|p (f) dependences into the ΔV þ Tnjp (f) and ΔV À Tnjp (f) shifts determined relatively to the fast sweep (S = 1000 V/s) I d − V g characteristics which can be considered as weakly perturbed by the hysteresis.
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